**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

2826

Applicant: Leonard Forbes

Title: SRAM CELLS WITH REPRESSED FLOATING GATE MEMORY, LOW TUNNEL BARRIER INTERPOLY INSULATORS

| | | | |
|---|---|---|---|
| Docket No.: | 1303.028US1 | Serial No.: | 09/945,554 |
| Filed: | August 30, 2001 | Due Date: | N/A |
| Examiner: | Thomas L Dickey | Group Art Unit: | 2826 |

**Mail Stop Amendment**
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

We are transmitting herewith the following attached items (as indicated with an "X"):

X A return postcard.
X A Communication Concerning Related Applications (2 pgs.).
X A Supplemental Information Disclosure Statement (1 pg.), Form 1449 (1 pg.), and copies of 5 cited documents.

**Please charge any additional fees or credit overpayment to Deposit Account No. 19-0743.**

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.
Customer Number 21186

By: _____
Atty: Timothy B Clise
Reg. No. 40,957

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Mail Stop Amendment, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this 18 day of October, 2004.

Name _____ Signature _____

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

| | | |
|---|---|---|
| Applicant: | Leonard Forbes | Examiner: Thomas L. Dickey |
| Serial No.: | 09/945,554 | Group Art Unit: 2826 |
| Filed: | August 30, 2001 | Docket: 1303.028US1 |
| Title: | SRAM CELLS WITH REPRESSED FLOATING GATE MEMORY, LOW TUNNEL BARRIER INTERPOLY INSULATORS | |

## COMMUNICATION CONCERNING RELATED APPLICATIONS

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Applicant would like to bring to the Examiner's attention the following related applications in the above-identified patent application:

| Serial/Patent No. | Filing Date | Attorney Docket | Title |
|---|---|---|---|
| 10/929,916 | August 30, 2004 | 1303.035US2 | PROGRAMMABLE ARRAY LOGIC OR MEMORY WITH P-CHANNEL DEVICES AND ASYMMETRICAL TUNNEL BARRIERS |
| 10/931,704 | September 1, 2004 | 1303.014US2 | FLASH MEMORY WITH LOW TUNNEL BARRIER INTERPOLY INSULATORS |
| 10/929,986 | August 30, 2004 | 1303.045US2 | ATOMIC LAYER DEPOSITION OF METAL OXIDE AND/OR LOW ASYMMETRICAL TUNNEL BARRIER INTERPOLY INSULATORS |
| 10/931,540 | August 31, 2004 | 1303.020US2 | PROGRAMMABLE ARRAY LOGIC OR MEMORY DEVICES WITH ASYMMETRICAL TUNNEL BARRIERS |

Respectfully submitted,
LEONARD FORBES

By Applicant's Representatives,
SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.
P.O. Box 2938
Minneapolis, MN 55402
(612) 349-9587

Date 18 Oct '04 By _____
Timothy B. Clise
Reg. No. 40,957

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this 18 day of October, 2004.

Nicole Jaco
Name

_____
Signature